

PROJECT NAME : Tulip 14",15", 17" / Van Gogh 14", 15"  
PCB NO : LA-C142PR04


# Dell / Compal Confidential

## Schematic Document

AMD Carrizo / Carizo-L  
AMD EXO XT S3 (23 X 23mm) +DDR3L x4

2015-02-12      Rev: 1.0


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/06/10	Deciphered Date	2015/06/30	Title	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					Tulip AAL12 LA-C142P	0.3
				Date:	Friday, February 13, 2015	Sheet 1 of 56



# Platform Power Sequence

LA-C142PR01

2014/09/14



Security Classification			Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/06/10	Deciphered Date	2015/06/30			Title	Power Sequence diagram	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	Document Number	Rev
							Tulip AAL12 LA-C142P	0.3
						Date:	Friday, February 13, 2015	Sheet 3 of 56

Board ID Table for AD channel

Vcc	3.3V +/- 1%				
Ra	100K +/- 1%				
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	EC_AD3
0	0	0.000V	0.000V	0.300V	0x00 - 0x0B
1	12K +/- 1%	0.347V	0.354V	0.360V	0x0C - 0x1C
2	15K +/- 1%	0.423V	0.430V	0.438V	0x1D - 0x26
3	20K +/- 1%	0.541V	0.550V	0.559V	0x27 - 0x30
4	27K +/- 1%	0.691V	0.702V	0.713V	0x31 - 0x3B
5	33K +/- 1%	0.807V	0.819V	0.831V	0x3C - 0x46
6	43K +/- 1%	0.978V	0.992V	1.006V	0x47 - 0x54
7	56K +/- 1%	1.169V	1.185V	1.200V	0x55 - 0x64
8	75K +/- 1%	1.398V	1.414V	1.430V	0x65 - 0x76
9	100K +/- 1%	1.634V	1.650V	1.667V	0x77 - 0x87
10	130K +/- 1%	1.849V	1.865V	1.881V	0x88 - 0x96
11	160K +/- 1%	2.015V	2.031V	2.046V	0x97 - 0xA3
12	200K +/- 1%	2.185V	2.200V	2.215V	0xA4 - 0xAD
13	240K +/- 1%	2.316V	2.329V	2.343V	0xAE - 0xB7
14	270K +/- 1%	2.395V	2.408V	2.421V	0xB8 - 0xC0
15	330K +/- 1%	2.521V	2.533V	2.544V	0xC1 - 0xC9
16	430K +/- 1%	2.667V	2.677V	2.687V	0xCA - 0xD3
17	560K +/- 1%	2.791V	2.800V	2.808V	0xD4 - 0xDC
18	750K +/- 1%	2.905V	2.912V	2.919V	0xDD - 0xE6
19	NC	3.000V	3.300V	3.300V	0xE7 - 0xFF


BOARD ID Table

Board ID	
0	Tulip EVT UMA
1	Tulip EVT DIS
2	Tulip CZL DVT1
3	Tulip CZ DVT1
4	Tulip CZL DVT2
5	Tulip CZ DVT2
6	Tulip CZL pilot
7	Tulip CZ pilot
8	
9	
10	VG EVT
11	VG DVT1
12	VG DVT2
13	VG pre-MP
14	VG MP
15	
16	
17	
18	
19	

SMBUS Control Table

	SOURCE	BATT	Charger	VGA	DIMM	USB -> I2C	Thermal Sensor	eDP Touch Sensor	Touch PAD
EC_SMB_CK1 EC_SMB_DA1	KB9022Q	V	V						
EC_SMB_CK2 EC_SMB_DA2	KB9022Q			V			V		
EC_I2C_TPCLK EC_I2C_TPDAT	KB9022Q								
APU_SCLK0 APU_SDATA0	APU				V				
APU_SCLK1 APU_SDATA1	APU					V		V	V
APU_SIC APU_SID	APU			V			V		

Symbol Note :



Link

CLOCK SIGNAL	
CLKOUT_PCIE0	10/100 LAN
CLKOUT_PCIE1	NGFF Card (WLAN)
CLKOUT_PCIE2	
CLKOUT_PCIE3	
GFX CLK	dGPU

ULT


USB3.0	
Port1	USB3 connector 1
Port2	NA
Port3	
Port4	
USB2.0	
Port0	Card Reader
Port1	USB connector 2 (D/B)
Port2	USB connector 3 (D/B)
Port3	IIC Converter CY7C65211
Port4	NGFF Card (WLAN)
Port5	Touch Screen Panel
Port6	USB3 connector 1
Port7	Camera
PCI EXPRESS	
Lane 1	10/100 LAN
Lane 2	NGFF Card (WLAN)
Lane 3	
Lane 4	
Lane 5	PEG (AMD)EXO UL
Lane 6	PEG (AMD)EXO UL
Lane 7	PEG (AMD)EXO UL
Lane 8	PEG (AMD)EXO UL
SATA	
SATA0	HDD
SATA1	ODD

SMBus Block Diagram


2014/08/28

Carrizo

KBC  
KB9022QD



Main Func = CPU




- UC1 CZL\_2P2G@  
S IC A8 SERIES AM7410JBY44JBA 2.2G BGA  
SA00008PS1L
- UC1 CZL\_2G@  
S IC CARRIZO-L AM7310JBY44JBA 2G BGA  
SA00008KX0L
- UC1 CZL\_1P8G\_A4@  
CARRIZO-L AM7210JBY44JB 1.8G BGA 968P  
SA00008J51L
- UC1 CZL\_1P8G\_E2@  
S IC CARRIZO-L EM7110JBY44JBA 1.8G BGA  
SA00008KW0L
- UC1 CZL\_1P5G@  
S IC CARRIZO-L EM7010JCY23JBA 1.5G BGA  
SA00008KY0L
- UC1 CZ\_2P1G@  
S IC FX-8800P FM880PAAY43KA 2.1G BGA 968P APU  
SA00008T30L
- UC1 CZ\_1P8G@  
S IC A10-8700P AM870PAAY43KA 1.8G BGA 968P APU  
SA00008T40L


Carrizo-L:  
PCIe GPP: Four x1 Gen2  
PCIe Discrete Graphics Port: PCI Gen2 x4

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/06/10	Deciphered Date	2015/06/30	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FP3 PCIE/UMI		
				Size	Document Number	Rev
				Custom	Tulip AAL12 LA-C142P	0.3
				Date:	Friday, February 13, 2015	Sheet 6 of 56


Main Func = CPU



EVENT# pull high



0.675V reference voltage



Carrizo:  
DDR3 - Dual Channel  
• Up to 2133  
• Up to 2 DIMMs/Channel  
• uDIMM and SO-DIMM/DRAM down  
• 1.35V and 1.5V

Carrizo-L (CHANNEL B ONLY):  
DDR3 - Single Channel  
• Up to 1866  
• Up to 2 DIMMs/Channel  
• uDIMM and SO-DIMM/DRAM down  
• 1.35V and 1.5V

Security Classification		Compal Secret Data				Compal Electronics, Inc.									
Issued Date		2014/06/10		Deciphered Date		2015/06/30		Title							
								FP3 DDRIII MEMORY I/F							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.										Size		Document Number		Rev	
										Custom		Tulip AAL12 LA-C142P		0.3	
								Date		Friday, February 13, 2015		Sheet 7 of 56			














# Main Func = CPU

184~CV187 Place near APU

APU DP1 TXP0 VGA	CZ25	2	1	0.1U	0402-16V7K	TXP0
APU DP1 TXN0 VGA	CZ30	2	1	0.1U	0402-16V7K	TXN0

B6  
A6

The diagram illustrates the Co-layer interface. On the left, two APUs are shown: 'APU HDMI CLK\_C' and 'APU HDMI DATA\_C'. These are connected to a central block labeled 'R704, R705' which contains 'HDMI@0'. This block is further connected to another central block labeled '1 HDMI@2' and '2 HDMI@0'. This second block is then connected to two more APUs on the right: 'APU HDMI CLK <17>' and 'APU HDMI\_DATA <17>'. A green line at the bottom is labeled 'u6ic'. Below the diagram, the text 'R704, R705' is followed by a box containing 'CZ16, CZ17' and the label 'Co-layer'.





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/06/10	Deciphered Date	2015/06/30	Title	FP4 DISP/MISC/HDT
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.3
				Tulip AAL12 LA-C142P	
				Date:	Friday, February 13, 2015
				Sheet	8 of 56












Main Func = CPU








FOR DEBUG ONLY







+0.95VALW/+0.95VS OF APU



+VDDP\_VS




RTC OF APU




Security Classification	Compal Secret Data	Title	
Issued Date	2014/06/10	Deciphered Date	2015/06/30
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Document Number
		C	Tulip AAL12 LA-C142P
		Date	Friday, February 13, 2015
		Sheet	11 of 56

Main Func = CPU




Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2014/06/10		Deciphered Date		2015/06/30		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								FP3 GND		
								Size	Document Number	Rev
								Custom	Tulip AAL12 LA-C142P	0.3
								Date:	Friday, February 13, 2015	Sheet 12 of 56


# Main Func = DIMM1





DIMM\_A H:4mm STD



Place near DIMM1




Follow CRB design




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/06/10	Deciphered Date	2015/06/30	Title
				DDR3 SODIMM-I Socket
				Tulip AAL12 LA-C142P
				Rev 0.3
				Date: Friday, February 13, 2015 Sheet 13 of 56





# Main Func = DIMM2



DIMM\_B H:4mm REV




Place near DIMM1



65W


AMD Carrizo-L LA-C142 PR01

2014/09/13



## CARRIZO FAMILY POWER SUPPLY REQUIREMENTS

FP4 Supply Name	Purpose	Nominal voltage
VDDCR_CPU	CPU Cores	Variable (Min 0.775V, Max 1.4V)
VDDCR_NB	Northbridge, Multimedia, etc.	Variable (Min 0.775V, Max 1.20V)
VDDCR_GFX	Graphics Cores	Variable (Min 0.775V, Max 1.20V) [ C2 only; DNI for C2-L ]
VDDCR_FCH_S5	FCH & USB	Variable (Min 0.775V, Max 1.20V) [ C2 only; DNI for C2-L ]
VDDIO_MEM_S3	MEM PHY	DDR3 = 1.5V, 1.35V
VDDP	PCIE & DISPLAY PHYs	0.95V-1.05V
VDDP_GFX	x8 dGPU PCIE PHY	0.95V-1.05V
VDDP_S5	USB PHYs	0.95V-1.05V
VDD_18	PLLs	1.8V
VDD18_S5	RTC, USB2, USB3	1.8V
VDD_33	GPIO (S0), SDIO, I2C, LPC, etc.	3.3V
VDD_33_S5	GPIO (S5), USB2	3.3V
VDDIO_AUDIO	AZ, I2S	1.5V (AZ)/1.8V (I2S)
VDDBT_RTC_G	RTC	1.5V



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2014/06/10	Deciphered Date		2015/06/30	Title
Green CLK						Rev 0.3
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						
Size		Document Number				
Date		Tulip AAL12 LA-C142P				
Expiry		February 13, 2015				
Sheet		15				of 56










Main Func = Audio

CA71, CA51 place close to Pin 26



CA53, CA55 change Value from 10U\_0603\_6.3V6K to 4.7U\_0603\_6.3V6K

CA57, CA58 close to UA1 pin1

CA59 CA60 close to UA1 pin9





Place on the moat between GND & GNDA.





Close to UA1 Pin11,13,14,16

Trace width for SPK-L+/SPK-L-/SPK-R+/SPK-R- Speaker 4 ohm : 40mil Speaker 8 ohm : 20mil



close to Codec











iPhone and Nokia type Combo Jack




Place CAP and ESD Diode on D/B

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/06/10	Deciphered Date	2015/06/30	Title	Audio Codec ALC3234
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 0.3
Date: Friday, February 13, 2015					Sheet 18 of 56

Main Func = LAN





Security Classification	Compal Secret Data			Title	
Issued Date	2014/06/10	Deciphered Date	2015/06/30	LAN RTL8106EUS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev
Date: Friday, February 13, 2015					Sheet 19 of 56






Main Func = HDD






Main Func = USB3.0 Port1





Main Func = IO Connector




Security Classification		Compal Secret Data		Title	
Issued Date	2014/06/10	Deciphered Date	2015/06/30	IO-DB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Tulip AAL12 LA-C142P	0.3
				Date: Friday, February 13, 2015	Sheet 25 of 56








Main Func = Thermal Sensor

Fintek thermal sensor  
placed near by TOP DDR3




2nd source  
SA000029210-->EMC1403-2-AIZL-TR



REMOTE1,2 (+/-) :  
Trace width/space:10/10 mil  
Trace length:<8"

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/06/10	Deciphered Date	2015/06/30	Title	Thermal Sensor
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.3
				Date: Friday, February 13, 2015	Sheet 28 of 56

Main Func = Power BTN




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/06/10	Deciphered Date	2015/06/30	Title	Reserved Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.3
				Tulip AAL12 LA-C142P	
				Date: Friday, February 13, 2015	Sheet 29 of 56








777

Part Number	Description
DA6001AL000	PCB 1AO LA-C142P REV0 M/B 3

PCB@









Screw Hole



# Main Func = VGA Translator

## For Power consumption Measurement




CRT Connector

## Embedded LDO

Select VCCCK\_V12 source from external 1.2V or embedded LDO






LDO_EN(PIN21)	
0	1
VCCCK_V12 from External 1.2V	VCCCK_V12 from Embedded LDO



CRT Connector


7/25 Add EMI Request

CRB1.0 use 470hm@100Mhz Bead



## Mode Configure Table(Power On Latch)

		POL1_SDA(PIN22)	
		0	1
POL2_SCL(PIN23)	0	X	EP MODE
	1	ROM ONLY MODE	EEPROM MODE



RTD2168 Supports three operation mode for system design.  
Reserve 4.7K resistor pull high/low for mode selection

ROM ONLY Mode : PIN22 pull low, PIN23 pull high  
EP Mode : PIN22 pull high, PIN23 pull low  
EEPROM Mode : PIN22 pull high, PIN23 pull high

2014/09/13

EC Pin 110 Input

EC Pin 112 Output

EC Pin 34 Input

EC Pin 127 Output

EC Pin 114 Input

EC Pin 100 Output

EC Pin 122 Output

EC Pin 14 Input

EC Pin 6 Input

EC Pin 7 Output

EC Pin 116 Output

EC Pin 99 Output

EC Pin 121 Output

EC Pin 74 Input

(APU Input) EC Pin 32 Output

(APU Output) EC Pin 108 Input

(APU Output) EC Pin 13 Input

(APU Output) APU\_PCIE\_RST#

(APU Output) EC Pin 118 Input

(APU Output)

(APU Output)


<20ms

Boot

Enter S3



S3 Resume

Shut Down




Main Func = dGPU


<B> PEG\_HTX\_C\_GRX\_P[0..3] PEG\_HTX\_C\_GRX\_P0\_3  
<B> PEG\_HTX\_C\_GRX\_N[0..3] PEG\_HTX\_C\_GRX\_N0\_3  
<B> PEG\_GTX\_C\_HRX\_P[0..3] PEG\_GTX\_C\_HRX\_P0\_3  
<B> PEG\_GTX\_C\_HRX\_N[0..3] PEG\_GTX\_C\_HRX\_N0\_3



DGPU\_HOLD\_RST#(GPIO191)




No Use GPU Display Port output



Security Classification		Compal Secret Data		Title	
Issued Date	2014/06/10	Deciphered Date	2015/06/30	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Topaz XT S3 FCBGA 631P GPU 0FD
Date				Sheet	33 of 56



Main Func = dGPU



Main Func = dGPU

+1.35VS\_VGA TO +1.35V\_MEM\_GFX

JP9 DEFAULT SHORT



# Main Func = dGPU


+VGA_CORE	10uF	1uF	0.1uF
VDDC	TBD	5 (1@)	10 (2@) 0
VDDCI	3.5A	1	3 0

+0.95VSDGPU	10uF	1uF	0.1uF
PCIE_VDDC	2.5A	2 (1@)	5 (1@) 0
BIF_VDDC	1.4A	0	1 0
SPLL_VDDC	100mA	1	1 1

+1.35V_MEM_GFX	10uF	2.2uF	0.1uF 0.01uF
VDDR1 1.5A	3	5	5 5

+1.8VGS	10uF	1uF	0.1uF
PCIE_PVDD	100mA	1	1 1
MPLL_PVDD	130mA	1	1 1
SPLL_PVDD	75mA	1	1 1
VDDR4 (300mA)	0	0	0 0
VDD_CT	13mA	1	1 1
+TSVDD	13mA	1	1 1
+DP_VDDR	0	0	0 0
+DP_VDDC	0	0	0 0



+3VGS	10uF	1uF	0.1uF
VDDR3	25mA	0	2 (1@) 1




Security Classification		Compal Secret Data		Title	
Issued Date	2014/06/10	Deciphered Date	2015/06/30	Size	TOPAZ Power
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Tulip AAL12 LA-C142P		Sheet	36 of 56
Friday, February 13, 2015					

# Main Func = dGPU


<38,39> M\_DA[63..0]  
<38,39> M\_MA[15..0]  
<38,39> M\_DM[7..0]  
<38,39> M\_DS[7..0]  
<38,39> M\_DS[7..0]








Place close to GPU (within 25mm)  
and place component close to each other



Route 50ohms single-ended/100ohm diff and keep short  
debug only, for clock observation, if not need, DNI.



## Memory Partition A - Lower 32 bits




✚	X7655131104, ALT. GROUP PARTS VRAM 2G HYNIX ZAVCO, A,2 (Design)
⚙	SA00006E80I, S IC D3 256M1X16 H5TCA G63AFR-11C FBGA 96P, A,1 (Design)
⚙	SD034453180, S RES 1/16W 4.53K + -1% 0402, A,1 (Design)
⚙	SD034499180, S RES 1/16W 4.99K + -1% 0402, A,2 (Design)
✚	X7655131105, ALT. GROUP PARTS VRAM 2G SAMSUNG ZAVCO, A,2 (Design)
⚙	SA000076P0I, S IC D3 256M1X16 K4V4/G1646D-BCLA FBGA 96P, A,2 (Design)
⚙	SD000002680, S RES 1/16W 6.98K + -1% 0402, A,1 (Design)
⚙	SD034499180, S RES 1/16W 4.99K + -1% 0402, A,2 (Design)
✚	X7655131106, ALT. GROUP PARTS VRAM 2G MICRON ZAVCO, A,2 (Design)
⚙	SA0000770KL, S IC D3 256M16 MT41J256M16HA-093G:E FBGA, A,4 (Design)
⚙	SD034324180, S RES 1/16W 3.24K + -1% 0402, A,1 (Design)
⚙	SD034562180, S RES 1/16W 5.62K + -1% 0402, A,1 (Design)

Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2014/06/10	Deciphered Date		2015/06/30			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Title	TOPAZ_VRAM A Lower	
						Size	Document Number	Rev 0.3
						Custom	Tulip_AAL12 LA-C142P	
Date:		Friday, February 13, 2015		Sheet	38	of 56		




Power-Up/Down Sequence

1. All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/ $\mu$ s.
2. The external pull ups on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD\_CT have ramped up.
3. VDDC and VDD\_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD\_CT starts to ramp up (or vice versa).
4. For power down, reversing the ramp-up sequence is recommended.











DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Title	
Issued Date	2013/10/01	Deciphered Date	2015/07/08	PWR 3.3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-C142P	0.1
				Date: Friday, February 13, 2015	Sheet 43 of 56




DELL CONFIDENTIAL/PROPRIETARY


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/10/01	Deciphered Date	2015/07/08	Title	PWR +1.35VP/0.675VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-C142P
				Date	Friday, February 13, 2015
				Sheet	44 of 56
				Rev	0.1



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/31	Deciphered Date	2015/04/30	Title	PWR 1.5VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-C142P
				Date	Friday, February 13, 2015
				Sheet	45 of 56
				Rev	0.1




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2014/01/20	Deciphered Date	2015/01/19	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		PWR +1.8V_ALWP			Size
		LA-C142P			Document Number
Date: Friday, February 13, 2015		Sheet 46 of 56		Rev 1.0	



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/01/20	Deciphered Date	2015/01/19	Title	P45-PWR_VDDP_ALWP(+0.95V)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				C	LA-C142P
				Date	Friday, February 13, 2015
				Sheet	47 of 56
				Rev	1.0








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/31	Deciphered Date	2015/04/30	Title	PWR 1.5V/VDDCR FCH S5
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	0.1
				Date	Friday, February 13, 2015
				Sheet	50 of 56






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/31	Deciphered Date	2015/04/30	Title	PWR 1.8VGS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-C142P
				Date	Friday, February 13, 2015
				Sheet	52 of 56
				Rev	0.1




+APU\_CORE

APU\_CORE  
330uF\*3+1(reserve)




+APU\_CORE\_NB

APU\_CORE\_NB  
330uF\*2




+VDDGFX

+VDDGFX  
330uF\*3




+VGA\_CORE



DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2015/07/08	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	
LA-C142P		0.1		Date: Friday, February 13, 2015	
Sheet		54		of 56	

# Power block



Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	45	+1.5VSP	14/12/04	Morris	design change	change PR401 from 47K to 42.2K change PR403 from 47K to 20K	0.2
2	52	1.8VGSP	14/12/04	Morris	revise sequence from EE requirement	change PR1201 from 47K to 42.2K change PR1203 from 47K to 20K add PC1201 2.2uF	0.2
3	51	+1.35VGPFUP	14/12/04	Morris	revise sequence from EE requirement	change PR1402 from 0 to 47K	0.2
4	42	CHARGER	14/12/04	Morris	from EMI requirement	add PC765 0.1uF add PR766 4.7 add PC767 680P	0.2
5	43	+3.3VALWP/+5VALWP	14/12/04	Morris	from EMI requirement	change PR103 and PR111 from 0 to 2.2 change PL102 from SH000002200 to SM010009C80	0.2
6	42	CHARGER	14/12/04	Morris	improve S5 power consumption	delete PR780 add PQ710,PQ711,PR781	0.2
7	41	DCIN/BATT CONN/OTP	14/12/04	Morris	improve FWC function	change PQ4 from SB000009Q80 to SB00000PV00 change PR23 from 150K to 100K change PR26 from 499K to 887K change PR27 from 392K to 383K add PR38 187K	0.2
8	41	DCIN/BATT CONN/OTP	15/01/14	Morris	adjust OTP setting point from thermal requirement	change PR24 from 14K to 17.8K only for CZL	0.3
9	41	DCIN/BATT CONN/OTP	15/01/14	Morris	from ESD requirement	change PR15 from 100 to 200	1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2014/01/20	Deciphered Date	2015/01/19	Title	PWR-PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF C&R DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-C142P	1.0
				Date:	Edison February 13 2015	Sheet